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Abstract—For the development of communication systems such 
as Internet of Things, integrating communication with power 
supplies is an attractive solution to reduce supply cost. This paper 
presents a novel method of power/signal Dual Modulation 
(PSDM), by which signal transmission is integrated with power 
conversion. This method takes advantage of the intrinsic ripple 
initiated in switch mode power supplies as signal carriers, by 
which a cost-effective communications can be realized. The 
principles of PSDM are discussed and two basic dual modulation 
methods (specifically PWM/FSK and PWM/PSK) are concluded. 
The key points of designing a PWM/FSK system, including 
topology selection, carrier shape and carrier frequency are 
discussed to provide theoretical guidelines. A practical signal 
modulation-demodulation method is given and a prototype system 
provides experimental results to verify the effectiveness of the 
proposed solution. 
 
Index Terms— Power electronics, power line communication, 
power/signal dual modulation, pulse width modulation, 
distributed power system. 
I. INTRODUCTION 
n new concepts such as the Internet of Things [1-3] and the 
Industrial Internet [4-5], machine-to-machine 
communication is the backbone of future industrial and civil 
electrical systems, consequently is receiving extensive 
attention. A large number of smart „things‟ or „objects‟ 
including facilities, equipment, devices and sensors tend to be 
connected to future electrical systems, and the big data 
produced by them is transmitted, stored and analyzed [6]. This 
brings challenges to make these electrical systems more 
intelligent and reliable. 
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In most of traditional Distributed Control Systems (DCS), 
communication circuitry and power supply circuit are 
separately designed, so two independent circuits are needed. 
For example, in distributed power supply systems, additional 
communication circuits are added to receive control 
instructions from a supervisor controller or to exchange data 
between power converters [7-10]. On the other hand, for 
communication nodes in classic field bus systems, such as 
RS-485 or CAN, dedicated power converters are required to 
provide a stable power supply [11-12]. 
To simplify the wire connection of the system, two 
techniques are adopted [13-27]. The first technique is wireless 
communication, which has been widely used and increasingly 
accepted for industrial control systems [13-15]. However, due 
to the lack of physical protection, the security and reliability of 
wireless networks are often doubted, and other methods have 
been proposed for protection [16-17]. On the other hand, for 
most industrial systems, the nodes of wireless networks must be 
powered, so they inevitably connect with the power supply by 
wires. The second technique which simplifies connectivity is 
Power Line Communication (PLC), which originates from the 
so called second industrial revolution [18-20]. The idea of 
transmitting a signal on a battery powered cable was used in the 
London–Liverpool telegraph system, which was the earliest 
record of integrating the signal transmission through power 
cables [18]. Since the 1920‟s, the invention of carrier frequency 
transmission (CTS) and ripple carrier signaling (RCS) 
techniques has made PLC an option for remote load control. By 
the late twentieth century, with the development of integrated 
circuits and the Internet, considerable progress has been made 
in modulation methods and its application scope [19]. 
Nowadays, PLC techniques cover both the high voltage 
transmission networks and medium/low voltage distribution 
networks, which can supply services such as voice transmission, 
internet access, remote meter reading and load control, over the 
power cable. The PLC channel model has been 
comprehensively investigated [20-21], with numerous 
applications reported [22-27]. This technique has proved a 
reliable method for communication. 
However, both wireless communication and PLC require 
independent circuits to amplify the communication signal. For 
PLC, extra inductive or capacitive coupling units are required 
to embed the data signal into the power line, which increases 
system costs and volume. 
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In [28-29], the authors present a novel method that realizes 
power line communication between DC-DC converters which 
share a common input DC bus. Because the communication 
signal is inherently generated by the pulse width modulation of 
DC-DC converters, there is no need for an additional power 
amplifier to inject the signal on to the DC bus. This confirms 
the possibility of integrating communications into power 
conversion. However, these researchers mainly focus on signal 
processing, and the intrinsic relationships between the power 
electronic circuit and the communication model are not 
investigated.  
This paper presents a power/signal dual modulation (PSDM) 
method to integrate data transmission with power conversion. 
The communication model and the methods of 
modulation/demodulation are analyzed in detail. The proposed 
technique of PSDM embeds a communication system into a 
power supply system, and is a cost-effective way to realize 
local communications for some power systems. 
This paper is organized as follows. The PSDM principle is 
presented and analyzed in Section II. The applicable conditions, 
including topology choices and modulation methods are 
discussed in Section III. Modulation and demodulation 
methods are shown in Section IV. Prototype design and 
experimental verification are shown in Section V. Finally, 
conclusions are given in Section VI. 
II. PRINCIPLE OF POWER/SIGNAL DUAL MODULATION 
In power electronics, power converters are constructed with 
semiconductor switches and passive elements such as inductors 
and capacitors. Pulse width modulation (PWM) is the most 
popular strategy employed in the control of power converters. 
For the typical PWM waveform shown in Fig.1, the Fourier 
coefficients are 
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Fig.1 A typical PWM waveform. 
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where  is the angular frequency of the waveform, d is the duty 
ratio associated with period T,t is the delay time ratio of the 
pulse, which corresponding to the angular component of the 
harmonics. For conventional pulse width modulated circuits, 
the duty cycle d of each period is controlled to achieve a given 
average voltage which corresponding to the DC component of 
equation (1). Although being filtered, the high frequency 
harmonic components, with initial amplitude represented by (5), 
still exist at the input and output ports. 
For a PWM system there are three freedoms that can be 
manipulated. Except the duty cycle d used by PWM, the 
frequency f and phasetcan be modulated to carry information, 
which correspond to the Frequency-Shift Keying (FSK) and 
Phase-Shift Keying (PSK) modulation in signal 
communications. So that PWM/FSK or PWM/PSK dual 
modulation can be employed to simultaneously realize power 
conversion and signal transmission, which is also termed 
power/signal dual modulation (PSDM). 
Power modulation
-
+
Converter
PID
Data
Input Output
Driver
f1
f2
FSK modulation
 
Fig.2 Block diagram of PWM/FSK dual modulation. 
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Fig.3 Drive signal of PWM/FSK dual modulation. 
 
This paper focuses on PWM/FSK modulation and does not 
pursue PWM/PSK. Fig.2 shows the block diagram of a 
PWM/FSK dual modulated system. Different from 
conventional PWM, the carrier of the PSDM system is a FSK 
regulated PWM signal. A PWM/FSK modulated waveform is 
shown in Fig.3, where the circuit operates at frequency f0 while 
sending data „0‟, and frequency f1 while sending data „1‟. The 
ripples in the input and output port waveforms carry 
information that has been modulated, on which a 
communication system depends.  
III. APPLICABLE CONDITION AND COMMUNICATION MODELING 
A. Structure of the PSDM system  
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(a) Load splitting structure of a PSDM system. 
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(b)Source splitting structure of a PSDM system. 
Fig. 4  Two basic structures of a PSDM system. 
The basic structure of conventional distributed power 
systems includes paralleling, cascading, load splitting, source 
splitting and stacking [30], which are also available for 
power/signal dual modulation system. In this paper, we define 
two fundamental devices: Power Sourcing Equipment (PSE) 
and a Powered Device (PD). PSE is a converter that 
communicates at the output while PD is a converter that 
communicates at the input. 
The structure of load splitting is shown in Fig.4(a) while 
source splitting is shown in Fig.4(b). The difference between 
these two structures is the channel of communication, source 
splitting lies in the input while load splitting lies in the output.  
 
B. Topology analysis for PSDM 
Theoretically, all switching mode DC-DC converters can 
create additional high frequency voltage signals at their input or 
output, which could be used as a signal carrier. The additional 
voltage signal in the converter port includes two components, 
switching noise and switching ripple. Switching noise is 
sensitive to circuit design and the placement of switching 
components, so is difficult to utilize. Switching ripple is the 
voltage generated by converter ripple current, and is stable 
when the circuit component values are determined. The voltage 
ripple equals the product of current ripple and port equivalent 
impedance. 
For basic dc-dc topologies such as buck and boost converters, 
it is difficult to predict the current ripple amplitude if the circuit 
operates in a discontinuous conductive mode (DCM), because 
the current ripple is sensitive to the load. So in this paper, all 
analysis is based on synchronous rectification (bidirectional 
current flow) to prevent DCM. 
To achieve reliable communications, the carrier should be 
stable in magnitude, but for some power electronic topologies, 
the ripple is vulnerable to the variation of input voltage and 
output load. Therefore, the applicable operating conditions of 
each dc-dc topology should be assessed. 
In a buck converter (Fig.5), the input current is pulsative 
(always discontinuous) and its amplitude is determined by the 
load, which means that the signal carrier is unstable so the buck 
converter is unsuitable for a PSDM-PD device. However, the 
output current of the buck converter is continuous and the 
ripple amplitude (Δi=Uo(1-d)Ts /L) is load independent. The 
basic harmonic amplitude of the output current ripple is 
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where U0 is the output voltage, Ts is the period, L is inductance.  
For a voltage regulated buck converter, assuming the input 
voltage varied from 1.3U0 to 3U0, the duty cycle d changes 
from 0.33 to 0.77 while I1 varies from 0.83I1max to 0.27I1max, 
which is acceptable for signal communication. 
From this analysis, it can be concluded that the buck 
converter is suitable for PSE, but not for PD. 
Similarly, the input current of boost converter is continuous, 
and the ripple magnitude (Δi=UddTs /L) is independent of load, 
while its base frequency amplitude is 
0
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                           (7) 
For a voltage regulated boost converter if d varies from 0.3 to 
0.7, the output ripple I1 changes from 0.81I1max to I1max. 
However, the output current of a boost converter is pulsative, 
that is discontinuous. Therefore the boost converter is suitable 
for PD, but not PSE. 
The discussion in following section is based on the boost 
converter, which operates as a PD. 
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Fig.5 Buck converter and its current ripple. 
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Fig.6 Boost converter and its current ripple. 
 
Extending the analysis to other dc-dc converter topologies, 
the applicable suitability conditions (continuous port current) 
can be obtained, as summarized in Table. I.  
TABLE . I 
APPLICABILITY OF TOPOLOGIES 
Converter topology PD PSE 
Buck Unsuitable Suitable 
Boost Suitable Unsuitable 
Buck-Boost Unsuitable Unsuitable 
Cuk Suitable Suitable 
Sepic Suitable Unsuitable 
Zeta Unsuitable Suitable 
C. Shape of the modulated carrier 
In a power/signal dual modulated converter, although power 
conversion and signal modulation are realized by a unified 
circuit, the control process of these two functions should be 
decoupled, which means the signal modulation should not 
affect the process of power conversion (and vice versa).  
Assume that a boost converter operates in a PWM/FSK dual 
modulation mode, sawtooth wave is employed as carrier 
(giving single end modulation), as shown in Fig 7(a). Before 
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the switching frequency shifts from f1 to f2, the average current 
is iAV1, and the peak to peak current ripple is iL1, then the current 
at the frequency shifting point is 
1 1 1
1
1
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d
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dU
i t i i i
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  D                                (8) 
where Ud is the converter input voltage. 
After the switching frequency shifts to f2, assuming the duty 
cycle remains the same, the peak to peak current ripple is
2
2
d
L
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i
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D  , so the average current is 
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The average current difference before and after frequency 
shifting is 
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Because the average output current in one switching cycle is 
iT（AV）=(1-d)iAV , the frequency shifting will produce a current 
perturbation even if the duty cycle remains constant, as shown 
in Fig.7(a). Therefore, embedding FSK modulation with a 
sawtooth carrier will introduce additional interference, which 
should be avoided in the design of the PSDM system. 
i L
us1
ur
f1 f2
ug
iAV
Di 
t
t
t
ts
 
(a) Sawtooth carrier 
i L
us1
ur
f1 f2
ug
iAV
Di=0 
t
t
t
ts
 
(b) Triangle carrier 
Fig.7 Waveformsof the Boost circuit employing different carrier. 
In Fig.7(b), a triangle wave is employed as a carrier 
(producing double edge modulation). The switching frequency 
shifts from f1 to f2 to modulate the intended signal. When the 
switching frequency is f1, the average current is iAV1, the peak to 
peak current ripple is iL1. After the switching frequency shifts to 
f2, the peak to peak current ripple is 2
2
D  dL
dU
i
Lf
, the 
average output current in one switching cycle remains the same, 
as shown in Fig.7(b). 
According to this analysis, it is concluded that a triangle 
wave is a better carrier option. 
D. Communication model 
Take boost circuit as an example, Fig.8(a) shows a system 
composed of three nodes. Vbus is a common bus which is not 
only for powering the node but also for data communication. E1 
is a voltage source which supplies power to Vbus via an 
impedance stabilization network Zr, which is comprised of a 
LCR network. The function of the inductor Lr in the network is 
to block the interference and impedance from the voltage 
source E1, where Lr complies with 
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r r
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where f is the switching frequency. The capacitor Cr in the 
network is used to stabilize the bus, resistor Rr is the equivalent 
series resistance (ESR) of Cr. 
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(b) Replace boost circuits by pulse voltage sources. 
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(c) Simplified model for communication. 
Fig.8 Communication model of a boost-based system. 
 
The equivalent series resistance of a boost converter input 
capacitor, represented by Rs1~3, cannot generally be ignored. In 
steady state, the switch and output capacitor of the boost circuit 
is equivalent to a pulse voltage source from the point of view of 
signal communication (Fig.8 (b)). 
Ignoring the dc component, the pulse voltage source and the 
inductor can be replaced by a triangle current source, so the 
diagram of the communication system is simplified to Fig.8(c). 
Without considering transmission line resistance, when n nodes 
are on the bus, the magnitude of the ripple voltage on Vbus  is  
~
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When several nodes are connected to the bus, the waveform 
on the bus is the linear synthesis of the ripple produced by each 
node. 
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IV. MODULATION AND DEMODULATION METHOD 
All the nodes in a PSDM system produce noise signals if 
they do not send a data signal, which is different from 
traditional PLC techniques. Assume that the data carrier and 
noise are deployed in the same spectrum of the channel, 
according to the Shannon theory of channel capacity, the 
maximum communication rate C which a system can be 
realized is determined by 
2log (1 )C B SNR                               (13) 
where B is the communication channel bandwidth and SNR is 
the signal to noise ratio. In a PSDM system of n nodes, 
assuming one node is sending and the others are waiting, the 
amplitude of either the signal or noise is equal, so the channel 
capacity of the bus can be express as 
2 2
1 1.44
log (1 ) log (1 )
1
B
C B SNR B
n n
    

         (14) 
Equation (14) shows that the communication rate decreases 
as the number of nodes increases, on the condition any signal or 
noise is filtered without any discrimination. However, the 
equation (14) restriction can be overcome if a dedicate filter 
removes the noise frequency component. 
In a binary frequency shift keying (BFSK) based PSDM 
system, two strategies can be utilized to transmit the data signal. 
The first is a three-carrier strategy: a carrier of frequency fnom is 
adopted when a node is waiting for communication, carrier f0 is 
applied as sending signal „0‟ and carrier f1 is applied as sending 
signal „1‟, such that carriers shift between three frequencies. 
The second is a two-carrier strategy: carrier fnom is adopted 
when waiting for sending data or sending signal „1‟, carrier f0 is 
applied as sending signal „0‟. In this strategy, the carriers shift 
between two frequencies.  
For a PSDM system, the carrier frequencies f0 and f1 should 
be selected as close as possible to fnom to avoid adverse 
converter effects, such as stability and filter designing problems. 
However, the closer the frequencies, the more difficult to 
differentiate them. 
Assume that N nodes are on the bus and only one node is 
transmitting signal „0‟, the base frequency of the bus ripple is  
     1 1 0 0 0cos 2 cos 2noms t A f t A f t                 (15) 
where A1 is the noise signal amplitude and A0 is the amplitude 
of data signal „0‟. A1 is the synthesis of (N-1) waiting nodes and 
the value is variable because the carrier phase in every node is 
different. Assuming in a period Ts, (15) is written as a complex 
Fourier series:  
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To calculate the amplitude of the signal f0, it requires 
0 0 0/ s sf m T m f                               (17) 
where m0 is an integer and fs is the Fourier transform frequency, 
which means f0 is the m0th harmonic of the base frequency fs . 
The amplitude of the signal f0 is 
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To eliminate the influence of frequency fnom , it should be 
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It can be inferred that fnom should comply with 
/  =      (  is an integer)nom n s n s nf m T m f m            (20) 
This conclusion means that the noise and signal frequencies 
are different harmonics of the base frequency fs , which are 
orthogonal in the Fourier transform period. Such a 
communication principle is often used in the techniques such as 
Orthogonal Frequency-division Multiplexing (OFDM) and 
Minimum Shift Keying (MSK). 
To minimize the frequency difference of the signal and noise, 
it is assumed that 
0 1nm m  , or 
0
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S
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                                (21) 
If a three-carrier strategy is adopted, the frequency f1 should be 
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                (22) 
In this paper, the two-carrier strategy is employed because 
the switching frequency difference is smaller than that with the 
three-carrier strategy. To guarantee the data communication 
transparency, the traditional byte-based serial communication 
method is adopted, which adds a „0‟ and „1‟ at the beginning 
and end of the byte, respectively. 
In the receiver, ripple signals pass through a low-pass filter to 
remove high-order harmonics before it connects to an ADC 
channel of a DSP. The cut-off frequency fC of the low-pass 
filter and the sampling time fsmp should comply with the 
Nyquist theorem, or 
2smp Cf f    (23) 
Assume N is the sample number in a Fourier transform 
period and is specified by  
smp SN f T                                     (24) 
Fig.9 shows the relationship between sample frequency, 
noise frequency, and signal frequency. 
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Fig.9 Waveforms of signal in a Fourier transform period. 
The ripple signal sampled by the DSP is stored sequentially 
in memory, and then the DSP executes a discrete Fourier 
transformation (DFT) after each sample. The general DFT 
equation is  
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Letting 
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Assume that the current DFT value is based on the sequence 
{x(0), x(1),…x(N-1)}, and the next sequence is based on {x(1), 
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x(2),…x(N)}, an iterative method of sliding DFT can be 
employed [31], and the new DFT value after the next sample 
can be expressed as  
1
* 1
0 1
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( 1)  =( ( ) )
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        (27) 
Eqn.(27) decreases the DFT calculation time significantly, 
which makes it possible to execute the DSP DFT algorithm in 
every A/D sample period.  
Assume that the effective signal received by each node is 
0 0 0( ) cos(2 )[1 ( )] cos(2 ) ( )nom nom nx t A f t c t A f t c t         
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c t
  
The waveform shifts from fnom to f0 when c(t) changes from „1‟ 
to „0‟ at t0, and a window function g(t) is defined as 
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Assume the period of a bit is more than Ts, the result of 
sliding sampling is x(t,t) 
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The f0 component of x(t,t) is 
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The amplitude of Xk(t) can be inferred 
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According to (27), the DFT result is refreshed every 
sampling period. When the sliding window function g(t) 
coincides with the dedicated frequency f0, the result reaches a 
maximum platform. Setting an appropriate threshold Xth or 
adopting more a complex judging algorithm, the data can be 
decoded. The process of demodulation is shown in Fig.10.
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 Fig.10 Schematic diagram of signal demodulation process. 
V. EXPERIMENT VERIFICATION 
A prototype system consisting five nodes is designed to 
verify the proposed method. The block diagram of the node is 
shown in Fig.11, which is based on conventional synchronic 
boost topology. The circuit is controlled by a DSP with related 
interface. The input current and output voltage are feedback for 
traditional close-loop control, and the ripple on the bus is 
filtered and amplified for signal decoding. 
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Output voltage
PWM
PWM
Q1
Q2
 
Fig.11 Block diagram of a node. 
 
The prototype system structure is the same as shown in Fig.8 
(a), where nodes are connected to the bus which is powered by 
a DC voltage source via an impedance stabilization network. 
All the nodes can communicate with each other.  
TABLE II.  
SPECIFICATIONS OF PARAMETERS 
Parameter of the Boost circuit Value 
Vbus (Input voltage) 10~15 V 
Vout (Output voltage) 24 V 
Pout (Maxim output power) 10W 
L1 (Boost inductor) 560 μH 
Cin (Input capacitors) 2.2 μF 
Rs1 (ESR of Cin) 30m 
fnom (Switching frequency) 100kHz 
f0 (Switching frequency) 83.3kHz 
Tsample (A/D sample period) 2s 
ADC resolution 12-bit 
DFT period 60s 
Parameter of the Bus Value 
n (Number of Nodes) 5 
Line length 2m 
Lr (Impedance Matching Inductor) 10μH 
Cr (Impedance Matching Capacitor) 2.2μF 
Rr (ESR of  Capacitor Cr) 30m 
The system parameters are listed in Table. II, where the 
switching frequencies are selected as f0=100kHz and 
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 7 
fnom=83.3kHz, and the discrete Fourier transform period is 60s 
during which f0 and f1 are orthogonal to one another. It can be 
calculated that m0=6 and mn=5. The DSP A/D sampling period 
Tsample is 2s, so 30 words memory space is needed for DFT. 
The transmission rate is 2kbps, to realize reliable 
communications. 
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 (a) One node installed on the bus. 
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 (b)Two nodes installed on the bus. 
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(c) Five nodes installed on the bus. 
Fig.12 Waveforms of ripple and the amplitude of the f0 harmonic. 
 
In the receiver, a band-pass Op amp filter is designed to 
amplify the data signal and decrease the high harmonic 
components, whose high-pass cut-off frequency is set about 
150kHz. The output signal of the filter is about 1Vp-p and 
sampled by 12-bit ADC in the DSP TMS320F28035 every 2s. 
According to (27), the f0 (83.3kHz) component of the ripple is 
on-line calculated by the DSP.  TMS320F28035 has a CLA 
(Control Law Accelerator) core with 32-bit float-point math 
accelerator by which DFT algorithm is implemented in 
assembly language, and the calculation time is less than 1s. 
The ripple waveform of one node installed on the bus is 
shown in Fig.12(a), The ripple frequency shifts between 
100kHz and 83.3kHz. In most cases, the node employs 100kHz 
switching frequency except when sending bit „0‟.  
Fig.12(b) shows the ripple waveform and its DFT for two 
nodes operating on the bus, and Fig.12(c) shows the case for 
five nodes. If one node sends signal „0‟, the ripple on the bus is 
comprised of the components of f0 and fnom. The fnom (100kHz) 
component on the bus is the synthesis of all nodes with 
different phases, so the amplitude is variable. However, the fnom 
harmonic component will not affect the DFT result of f0 
frequency in the DFT conversion period. 
 
 
VSent 
2V/div
VReceived
2V/div
200μs/div
1            0                0           1           0
 
Fig.13 Waveforms of sent data and received data. 
 
From Fig.12, as the number of nodes increases, the 
amplitude of the f0 harmonic component reduces because the 
bus impedance decreases. If a constant threshold XTh is set to 
distinguish valid communication signal from noise, the 
condition that n nodes can be supported by this system is  
n ThV X                              (33) 
where Vn is the DFT result of the f0 component when n nodes 
operate on the bus. The value of XTh is determined by the bus 
noise which is related to the design of signal processing circuits 
and power control loop. 
Assume the capacitance of all the input capacitor Ck 
(k=1,2,…) in the nodes and the matching capacitor Cr are the 
same, it can be concluded that the maximum number of the 
system is 
1
max
2
1
Th
V
N
X
                               (34) 
where V1 is the DFT result of the f0 component when one node 
operates on the bus. 
Fig.13 shows the waveforms of the sent data of a node and 
the received data by another node. The bit width error between 
the sender and the receiver is no more than a DFT period (60s), 
so it is reliable for a serial communication rate of 2kbps. To 
implement a bus communication system with multiple nodes, it 
is necessary to exploit a Multiple Access Control (MAC) 
protocol for application, which is beyond the scope of this 
paper. 
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VI. CONCLUSIONS 
This paper presents a method of power/signal dual 
modulation (PSDM) to integrate data transmission with power 
conversion. In the proposed PSDM system, the information is 
embedded into the ripple of the converter. By analyzing the 
waveform of the ripple, communication between nodes can be 
realized.  
Two basic methods for PSDM are proposed, namely 
PWM/FSK and PWM/PSK. The modulation and demodulation 
process of PWM/FSK are discussed in detail and a prototype 
system is used to verify the technique. Two principles are 
concluded: firstly, topology and carrier may be constraints on 
the PSDM system. The boost converter circuit is suitable for 
PSE while the buck circuit is suitable for PD. A triangle wave is 
better carrier option since a sawtooth carrier introduces an 
additional interference problem. Secondly, the carrier 
frequencies should be orthogonal within a calculation period, 
and the difference of the shifting frequency is related to the 
communication rate. The closer the shifting frequencies, the 
slower communication rate. 
This method proposes a way of designing an „intelligent 
power supply‟ which can send messages from the control core. 
The technique can be applied in distributed power systems or 
some special powering arrangements. However, some 
problems should be considered before use. First, the ripple 
utilized to communication should comply with EMI standards 
which restrict the amplitude of the harmonic frequencies; 
second, this method is not suitable for critical situations such as 
communication-based control systems; third, the effect of 
cross-interference between power control and signal 
transmission was not analyzed, and may cause communication 
data error, but this problem can be overcome by adding an 
Automatic Repeat Request (ARQ) mechanism into the 
communication protocol. 
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